Introduction
Metal-insulator-metal (MIM) capacitor is one of the essential passive components in the radio-frequency and analog IC applications. High capacitance density and low voltage coefficient of capacitance (VCC) are needed [1] . High-κ dielectrics are therefore investigated. However, many high-κ dielectrics show large quadratic VCC, which is unacceptable for precision analog circuit applications [2, 3] The smaller quadratic VCC of MIM capacitors with Sm 2 O 3 dielectric as compared to that with HfO 2 dielectric implies that Sm 2 O 3 is more suitable than HfO 2 for exploitation of the "cancelling effect" using SiO 2 [4] . A simulation is first carried out to determine the relationship between the quadratic VCC and the stacked dielectric thicknesses (Fig. 3) . For a thinner Sm 2 O 3 thickness, a more precise thickness control for SiO 2 is needed. Fig. 4 [Fig. 5(b) ]. This is similar to the aforementioned simulation result shown in Fig. 3 . High capacitance densities of above 7.3 fF/μm 2 and quadratic VCC within ±100 ppm/V 2 are successfully demonstrated with Sm 2 O 3 /SiO 2 thickness of 7.5 nm/4 nm, 6.5 nm/4 nm and 6.5 nm/3.5 nm, respectively. Also from the change of the quadratic VCC with capacitance density, it is possible to achieve capacitance density of over 8 fF/μm 2 and quadratic VCC of near zero by optimizing the thickness ratio of SiO 2 (or Sm 2 O 3 ) to whole dielectric stack. The linear VCC of these Sm 2 O 3 /SiO 2 MIM capacitors are summarized in Fig. 6 . It is shown that the linear VCC is also modulated by tuning the thickness of SiO 2 . Fig. 7 summarizes the leakage (at +3.3 V) versus capacitance density of these Sm 2 O 3 /SiO 2 MIM capacitors. Leakages can be maintained at around 1.0× 10 -7 A/cm 2 at +3.3 V (room temperature) or even less. Fig. 8(a) shows the influence of the temperature on the J-V curves for the laminate capacitors with Sm 2 O 3 at 8.5 nm and SiO 2 at 3.5 nm. The asymmetric J-V curves are due to the asymmetric dielectric stacks and different dielectric-electrode band offsets [5] . The different J-V behaviors at low and high bias region (> 2.5 V) reflect the different current transport mechanisms. The conduction process at high bias is likely to be dominated by Poole-Frenkel emission [ Fig. 8(b) ].
Conclusions
We demonstrated the VCC improvement for Sm 2 O 3 MIM capacitors by using PTN on dielectrics and the effective VCC modulation for Sm 2 O 3 /SiO 2 MIM capacitors by using Sm 2 O 3 /SiO 2 stack. High capacitance densities (above 7.3 fF/cm 2 ), low quadratic VCCs (within ±100 ppm/V 2 ), and low leakages at +3.3 V (1.0×10 -7 A/cm 2 ) are obtained by using the "cancelling effect" through stack combination of SiO 2 and Sm 2 O 3 . The Sm 2 O 3 /SiO 2 MIM capacitors can achieve higher capacitance density and near zero quadratic VCC through further optimization of the Sm 2 O 3 /SiO 2 thickness ratio. High capacitance density and low quadratic VCC reported here satisfy the requirements of MIM capacitors in precision analog circuit applications till year 2013 according to ITRS 2007.
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